TITLE: SYSTEM FOR TESTING MULTIPLE GROUPS OF IC-CHIPS
WHICH CONCURRENTLY SENDS TIME-SHIFTED TEST
SIGNALS TO THE GROUPS

RELATED CASES:

The present invention, as identified by the above title, is related to two other inventions which are entitled "SYSTEM FOR TESTING ONE OR MORE GROUPS OF IC-CHIPS WHILE CONCURRENTLY LOADING/UNLOADING ANOTHER GROUP" (serial number _______), and "SYSTEM FOR TESTING A GROUP OF IC-CHIPS HAVING A CHIP HOLDING SUBASSEMBLY THAT IS BUILT-IN AND LOADED/UNLOADED AUTOMATICALLY" (serial number _______). Patent applications on the present invention and the two related inventions were filed concurrently in the USPTO on ______, and they have the same Detailed D scription.

BACKGROUND OF THE INVENTION:

The present invention relates to electromechanical systems for testing integrated circuit chips (IC-chips).

Typically, a single IC-chip contains between one-hundred-thousand and one-million transistors, those transistors must be tested before the IC-chip is to. a customer. Usually, each IC-chip is sold incorporated integrated circuit module (ICinto an module) before it is tested. In one type of IC-module, the IC-chip is attached to a substrate and covered with a Alternatively, the lid may be left off of the ICmodule. Ineither case, electrical terminals provided on the substrate which are connected microscopic conductors in the substrate to the IC-chip.

In the prior art, one method of testing IC-chips was as follows. Initially, a group of IC-modules was manually placed in respective sockets that were mounted on a printed circuit board. The printed circuit board had electrical connectors on one edge of the board; and those connectors would carry test signals, as well as DC electrical power, for the IC-chips in the IC-modules. Several of the above printed circuit boards were provided.

25 After the IC-modules were placed in the sockets on all of the printed circuit boards, those printed circuit boards were manually inserted into fixed slots in an electromechanical system where the actual testing would occur. As each printed circuit board was inserted into a slot, the electrical connectors on the edge of the

10

board would plug into mating conn ctors that were provided in the slot.

Usually, each slot had a vertical orientation, and all of the slots were side-by-side in a horizontal Multiple signal conductors were provided on a 5 row. extended from the in the system which backplane connectors in the slots to a test signal generator. This test signal generator sent test signals to the IC-chips and received responses from them. Also, electrical power conductors were provided on the backplane which extended from the connectors in the slots to one or more power supplies.

10

15

20

25

30

Often it is desirable to perform "burn-in" tests on the IC-chips wherein the IC-chips are held at a high temperature while electrical power, with or without test signals, is applied to the IC-chips. temperature accelerates the occurrence of failures within the IC-chips. In the prior art, the burn-in tests were performed by enclosing the above system in an oven and providing fans in the enclosure which circulate hot air past the IC-modules.

However, one problem with the above prior art system is that the temperature at which the IC-chips are tested cannot be regulated accurately. This inaccuracy is caused, in part, by variations in the temperature and velocity of the air which flows past each of the ICmodules. Also, the inaccuracy is caused by variations in the electrical power which each IC-chip dissipates as it is being tested, and this problem gets worse as the magnitude of the power variations increas .

The above problem is overcome by another more recent prior art system for testing IC-chips which is cjf\appl\550697.doc

disclosed in U.S. patent 6,307,391 by Tustaniwskyj, et al and which is entitled "Pivoting Springy Mechanism That Opens And Closes Pressed Electrical Contacts With A Force Nearly Constant Over That Is A Range Of This '391 system is comprised of a "chip Positions". holding subassembly" 12, a "power converter subassembly" "temperature regulating subassembly" and a Multiple sets of these three subassemblies 12, 13 and 14 are held by a frame 11. All of these subassemblies are 10 shown in the patent in Figs. 1A - 1C, and 2.

In the '391 system, the testing begins by manually removing all of the chip holding subassemblies 12 from the frame 11. Then, multiple sockets 12b on each chip holding subassembly 12 are manually loaded with a group of IC-modules. Next, all of the chip holding subassemblies 12 are manually placed back into the frame 11 such that each chip holding subassembly 12 lies between one corresponding power converter subassembly 13 and one corresponding temperature regulating subassembly 14. Then, the corresponding subassemblies 12, 13 and 14 are squeezed together by a "pressing mechanism" 15.

15

20

25

30

While the corresponding subassemblies 12, 13, and 14 are squeezed together, the IC-chips are tested. During this test, electrical power is sent to the IC-chips from the power converter subassembly 13. Also, electrical test signals may be sent to the IC-chips. In either case, the IC-chips are kept at a selectable temperature by the temperature regulating subassembly 14 which contacts the IC-modules to cool and/or heat them via thermal conduction.

After th testing of the IC-chips is complete, the pressing mechanism 15 stops squ zing the cjf\appl\550697.doc

subassembli s 12, 13 and 14 together. Then, all of the chip holding subassemblies 12 are manually taken out of the frame 11, and the IC-modules are manually unloaded from the sockets 12b. Thereafter, other groups of IC-modules are tested in the same fashion.

However, a major drawback with the '391 system while the IC-modules are being loaded and is that unloaded into the chip holding subassemblies, the '391 system is not being utilized to actually test any IC-Also, another drawback is that the manual loading chips. and unloading of the IC-modules into the chip holding subassemblies is labor intensive, which is expensive and prone to error. For example, one common error is that a worker will accidentally destroy an IC-chip by failing to precautions for guarding against take proper electrostatic discharge when manually loading/unloading an IC-module from a chip holding subassembly.

To address the above utilization problem, duplicate sets of the chip holding subassemblies can be provided, and one set can be loaded/unloaded with ICmodules while the other set is being used to test IC-But, providing duplicate sets of chips in the system. the chip holding subassemblies 12 doubles their cost. addition, the '391 system will still not be used to test the chip holding IC-chips while any one set of subassemblies 12 is put into or taken out of the frame 11.

Accordingly, a primary object of the invention which is claimed herein is to provide a novel system for testing IC-chips which overcomes one or more of the above problems.

10

15

20

25

BRIEF SUMMARY OF THE INVENTION:

The invention which is claimed herein is an for testing IC-chips electromechanical system includes the following items: 1) a total of N chip holding subassemblies, where N is an integer greater than one and where each chip holding subassembly has sockets for holding a group of IC-modules that include the ICchips; 2) a moving mechanism for automatically moving the i-th chip holding subassembly from a load position in the system to the test position in the system, and visaversa, where i ranges from 1 to N and changes with time in a sequence; 3) a power supply which sends electrical power only to those IC-modules that are held by each chip holding subassembly at the test position; and, 4) a signal generator which sends test signals to the IC-chips on all chip holding subassemblies that are at the test position, where the test signals are shifted in time from one subassembly to another.

In one particular embodiment, the above system has a total of four chip holding subassemblies A thru D, and the moving mechanism moves different chip holding subassemblies from the test position to the load position, and back to the test position, in the sequence A, B, C, D, A, B, C, D, etc. While the moving mechanism moves subassembly A, the signal generator sends time shifted test signals to the remaining three subassemblies B, C, and D. The test signals to subassembly B ar advanced in time over the test signals to subassembly C, and the test signals to subassembly C are advanced in time over the t st signals to subassembly D. When

10

15

20

25

subassembly A is put back in the test position; the t st signals to that subassembly begin.

Similarly, when the moving mechanism moves subassembly B from the test position to position, the signal generator continues to send test signals to the remaining three subassemblies C, D, and A. The test signals to subassembly C are advanced in time over the test signals to subassembly D, and the test signals to subassembly D are advanced in time over the test signals to subassembly A. When subassembly B is put in the test position, the signals back subassembly begin.

With the above system, a high degree of system utilization is achieved. This is because at any particular time instant, the test signals are being sent to at least three of the four chip holding subassemblies A thru D.

With the above system, the sequence in which the chip holding subassemblies are moved from the load position to the test position, and visa-versa, is a repetitive sequence. However as an alternative, the sequence can be a random sequence.

10

BRIEF DESCRIPTION OF THE DRAWINGS:

5

10

25

30

Figure 1 shows a three dimensional view of an electromechanical system for testing IC-chips which is one preferred embodiment of the present invention.

Figure 2 shows various details of three different modules 31, 41 and 60 in the system of Figure 1, and seen from one side of those modules.

Figure 3A shows various details of a module 50 in the system of Figure 1, as seen from the top of that module.

Figure 3B shows various details of module 50 in the system of Figure 1, as seen from the front of that module.

Figure 4 shows various details of modules 21-15 24, 31-34, and 60 in the system of Figure 1, as seen from the top of those modules.

Figure 5 shows the internal structure of module 21 in the Figure 1 system, as seen from one side of that module.

20 Figure 6 shows how modules 21, 40 and 41 interact in the Figure 1 system while any one IC-chip is tested.

Figure 7A shows a time sequence of events which is one example of how multiple groups of IC-chips are tested in the Figure 1 system.

Figure 7B shows a continuation of the time sequence of events of Figure 7A.

Figure 8 show another time sequence of events which is a second example of how multiple groups of IC-chips are tested in th Figure 1 system.

Figure 9 shows one modification which can be made to the Figure 1 system.

Figure 10 shows a second modification which can be made to the Figure 1 system.

Figure 11 shows a third modification which can be made to the Figure 1 system.

Figure 12 shows the modification of Figure 11 as seen from one side of the modified system in Figure 11.

10 Figure 13 shows additional details of module 31 in the modified system of Figure 12.

Figure 14 shows a fourth modification which can be made to the Figure 1 system.

Figure 15 shows a modification to module 21 of 15 Figure 5 which can be incorporated into the system of Figures 1, 9, 10, 11, 12 and 14.

Figure 16 shows a modification to module 60 of Figure 2 which can be incorporated into the system of Figures 1, 9, 10, 11, 12 and 14.

DETAILED DESCRIPTION:

10

An electrom chanical system 10 for testing IC-chips, which is one preferred embodiment of the present invention, will now be described in detail. A three dimensional view of this system 10 is shown in Fig. 1.

The system 10 in Fig. 1 includes several modules which perform different functions, and those modules are identified by the following reference numerals: 21-24, 31-34, 41-44, 40, 50, 60, 70 and 80. The particular functions which each of these modules perform are described below in TABLE 1.

TABLE 1

DESCRIPTION MODULE Module 21 is a combination 21 . of three subassemblies 15 perform which each particular functions. subassembly holds a group of IC-chips which are to be 20 tested. The second subassembly supplies electrical power to group of above IC-chips while they are tested. The subassembly third sends test signals to the above group of IC-chips while t sted. · On they ar

structure for module 21 is

	shown in detail in Fig. 5,
	(which is described later).
22, 23, 24	Each of the modules 22, 23,
	and 24 perform the same
5	functions, and have the
	same structure, as module
	21. The modules 21-24
	operate independently of
	each other.
31	Module 31 is a moving
	mechanism which
	automatically moves module
	21 horizontally within
	system 10 from a load
15	position to a test
n-	position, and visa-versa.
•	In Fig. 1, module 21 is
	shown at the load position.
32, 33, 34	Modules 32, 33, and 34 are
20	respective moving
	mechanisms for the modules
	22, 23, and 24. Each
	moving mechanism operates
	independently to move one
25	of the modules 22-24
	horizontally within the
	system 10 from the load
	position to the test
	position, and visa-versa.
30	One structure for the
•	moving mechanisms 31-34 is

shown in Figs.

are

(which

2 and 4, described

	later).
41	Module 41 is a temperature
5 *	control module for the
	group of IC-chips that are
	held by m dule 21. This
	temperature control module
	41 moves vertically within
10	the system 10 to contact
ation of the transfer of the second of the s	the group of IC-chips that
	are held by module 21 when
	that module is in the test
	position. The structure of
15	the temperature control
	module 41 is shown in Figs.
	2 and 6 (which are
	described later).
42, 43, 44	Modules 42, 43, and 44 are
	respective temperature
20	control modules for the
*	modules 22, 23, and 24.
	Each temperature control
	module moves vertically
25	within the system 10
•	independently of the other
	temperature control
	modules.
40	. Modul 40 is a temp rature
30	control c nter which is
	shared by all of th
cjf\app1\550697.doc	

temperature control modules 41-44. One function which the temperature control center 40 performs is to circulate a liquid coolant of the through each temperature control modules 41-44. Another function which the temperature 10 control center 40 performs is to send control signals to each of the modules 41-44 which enable these modules regulate to the 15 temperature of the IC-chips that they contact. 50 Module 50 is a container placing mechanism which places several different 20 types of containers, for the IC-modules, at predetermined locations below the load position of the modules 21-24. These 25 containers include "source" containers which hold ICchips that need to be loaded into the modules 21-24 so they can be tested,

"pass"

hold

containers

that

IC-chips

which

have

been tested and passed th test, and "fail" containers which hold IC-chips that have been tested and failed the test. The structure of the container placing mechanism is shown in Figs. 3A-3B (which is described later). Module 60 is a chip handler 10 mechanism which automatically takes ICmodules from the containers in module 50 and 15 places them in each of the modules 21-24. Also, module 60 automatically takes IC-modules from each of the modules 21-24 and 20 places them inpass container or container within module 60. The structure of the chip handler mechanism is shown 25 Fig. 2 in (which described later). Module 70 is a master controller for the One function system 10. 30 which the master controller 70 performs is

separately dir ct each one

channel 85 to the master

controller 70.

of the modules 31-24 when start sending test signals to the IC-chips which those modules Another function which the controller master performs is to direct the chip handler mechanism 60 when the start loading IC-10 chips into a particular one of the modules 21-24, and when to start unloading ICchips from those modules. 15 Those operations are shown in Figs. 7A and 7B, and are described in conjunction with those figures. Module 80 is 20 interface to the system 10. interface This human includes a microprocessor 81, a computer monitor 82, a computer keyboard 83, and 84. The 25 mouse 81 microprocessor coupled via a communication

Next, with reference to Fig. 2, various details will be described regarding the structure of the moving mechanism 31 for module 21, the temperature control module 41 for module 21, and the chip handler mechanism 60 which automatically loads/unloads IC-modules to/from module 21. In Fig. 2, the internal components of the moving mechanism 31 are identified by reference numerals 31A-31E. Similarly, the internal components of the temperature control module 41 are identified by reference numerals 41A-41F, and the internal components of the chip handler mechanism 60 are identified by reference numerals 60A-60G.

10

15

30

In the chip handler mechanism 60, component 60A is a base member, and component 60B is an arm that is carried by the base member. The base member 60A moves horizontally in a straight line in a guide 60G that lies along side of the container placing mechanism 50. The arm 60B moves vertically up and own inside of the base member 60A.

Also in the chip handler mechanism 60, component 60C is a pivot member which pivots on a pin 60D. The pin 60D is held by the arm 60B in a slot 60E, and the pin 60D together with the pivot member 60C move in the slot. Component 60F is a vacuum chuck that is attached to one end of the pivot member 60C.

To transport an IC-module from the container placing mechanism 50 into module 21, the chip handler mechanism 60 operates as follows. First, the master controller 70 moves the base member 60A, the arm 60B, and the pivot member 60C such that th vacuum chuck 60F is in contact with on particular IC-modul in the contain r placing mechanism 50. Then the master controller 70 cjf\appl\550697.doc

caus s the vacuum chuck to hold that particular IC-modul by vacuum suction. Next the master controller 70 raises the arm 60B and rotates the pivot member 60C by 180° . Then the master controller 70 moves the base member 60A, and moves the pivot member 60C in slot 60E, such that the IC-module which is held by the vacuum chuck 60F is vertically aligned within a socket inside of module 21. There the master controller moves the arm 60B upward I/O terminals one IC-module various the inserted into the socket. Then the master controller 70 causes the vacuum chuck 60F to release the vacuum suction.

For each IC-module that is transported from the container placing mechanism 50 into module 21, all of the above operations are repeated. Similarly, for each ICmodule that is transported from module 21 into the 50, all container placing mechanism of the operations are repeated in reverse order.

In the moving mechanism 31, component 31A is an 20 electric motor and component 31B is a worm gear which is rotated by the motor 31A. Also in the moving mechanism 31, component 31C is a guide along which module 21 slides. When the worm gear 31B rotates clockwise, module 21 slides to the left on the guide 31C. When the worm gear 31B rotates counter clockwise, module 21 slides to the right on the guide 31C. Further in the moving mechanism 31, component 31D is a sensor which detects when module 21 is at the test position, and component 31E is a sensor which detects when module 21 is at the load position.

10

15

25

To move module 21 to the load position, the master controller 70 sends control signals to the motor 31A via conductors (not shown) which direct the motor to rotate the worm gear 31B clockwise. That rotation continues until sensor 31E detects that module 21 is at the load position. Similarly, to move module 21 to the test position, the master controller 70 sends control signals to the motor 31A which direct the motor to rotate the worm gear 31B counter clockwise. That rotation continues until sensor 31D detects that module 21 is at the test position.

In the temperature control module 41, component 41A is a base member, and component 41B is an arm that moves vertically up and down in the base member 41A. Riding on the arm 41B is a group of heat exchangers 41C. One separate heat exchanger is provided for each IC-module that is held by module 21. Figure 6 (which is described later) shows the structure of one particular heat exchanger in the group 41C.

10

15

Also in the temperature control module 41, components 41D is a flexible tube which carries a liquid coolant from the temperature control center 40 to the group of heat exchangers 41C. Similarly, component 41E is a flexible tube which carries the liquid coolant from the group of heat exchangers 41C back to the temperature control center 40. Further, component 41F is a set of flexible electrical conductors which carry temperature control signals for each heat exchanger in the group 41C.

In operation, all of the above components 41A30 41F in th temperature control modul 41 interact as follows. Initially, th arm 41B is down as shown in Fig.
2. In that down position, th group of heat xchangers cjf\appl\550697.doc

41C ar lower than the bottom of module 21. This enables module 21 to be moved, by the moving mechanism components 31A-31E, from the load position to the test position.

When module 21 is moved to the test position, the arm 41B is moved upward by the temperature control center 40. This upward movement causes each heat exchanger in the group 41C to contact and press against a corresponding IC-module in module 21 with a predetermined force.

10 While the heat exchangers and IC-modules are pressed together, the IC-chips in the IC-modules are tested. During this test, the temperature of each IC-chip is regulated by the liquid coolant that flows through the flexible tubes 41D-41E, and by the control signals which are carried by the conductors 41F. Additional details on this are shown in Fig. 6 (which is described later).

After the IC-chips in module 21 are tested, the arm 41B is moved downward by the temperature control center 40. Next, module 21 is moved by the moving mechanism components 31A-31E back to the load position. Then, the chip handler components 60A-60F transport each IC-module in module 21 to either a pass container or a fail container in the container placing mechanism 50. Thereafter, the chip handler components 60A-60F transport another group of IC-modules from a source container in the container placing mechanism 50 to module 21. Then, all of the above operations are repeated.

Next, with reference to Figs. 3A-3B, various 30 details will be d scribed regarding th structur of the container placing mechanism 50. In Figs. 3A-3B, the

20

internal components of the container placing mechanism 50 are identified by reference numerals 50A-50N.

Component 50A is a conveyor belt. The top portion of the conveyor belt 50A is shown in Fig. 3A and the side of that top portion is shown in Fig. 3B. The entire conveyor belt 50A is one closed loop.

Components 50B and 50C are a pair of rollers which hold the conveyor belt 50A as shown in Fig. 3B. The rollers 50B and 50C are rotated clockwise, and counter clockwise, by an electric motor inside the master controller 70.

1:0

15

20

25

Each of the components 50D, 50E, 50F, and 50G is a container (such as a JEDIC tray) for holding IC-modules. The containers 50D hold IC-modules that need to be tested. The containers 50E hold IC-modules that have been tested and passed their test. The container 50F hold IC-modules that have been tested and failed their test. The containers 50G are empty.

Each of the components 50H, 50I, 50J, and 50K is a stacker/feeder mechanism. The mechanism 50H feeds the containers 50D, one container at a time, to the conveyor belt The mechanism 50A. **501** feeds containers 50G, one container at time, to the conveyer belt 50A; and in addition, the mechanism 50I stacks the containers 50G that it receives from the conveyer belt The mechanism 50J stacks the containers 50E that it receives from the conveyer belt 50A. The mechanism 50K stacks the containers 50F that it receives from the conveyer belt 50A.

30 Each of the components 50L, 50M, and 50N is a lifter mechanism. The lifter mechanism 50L takes one of the containers 50D from the conveyer belt 50A and cjf\appl\550697.doc

precisely lifts that container to a predetermined location above the conveyer belt. The lifter mechanism 50M takes one of the containers 50E from the conveyer belt 50A and precisely lifts that container to a predetermined location above the conveyer belt. The lifter mechanism 50N takes one of the containers 50F from the conveyer belt 50A and precisely lifts that container to a predetermined location above the conveyer belt.

5

25

30

Consider now how all of the components 50A-50N 10 of Figs. 3A-3B interact. Initially, several of the containers 50D are manually placed in the stacker/feeder mechanism 50H, and several of the containers 50G are manually placed in the stacker/feeder mechanism 501. Then, one of the containers 50D is sent on the conveyer 15 belt 50A from the stacker/feeder mechanism 50H to the lifter mechanism 50L. Next, one of the containers 50G is sent on the conveyer belt 50A from the stacker/feeder mechanism 50I to the lifter mechanism 50M, and another one of the containers 50G is sent on the conveyer belt 20 50A from the stacker/feeder mechanism 50I to the lifter mechanism 50N.

Thereafter, the chip handler mechanism 60 of Figs. 1 and 2 takes IC-modules from the container 50D which is held by the lifter mechanism 50L, and transfers those IC-modules to module 21 in the load position. The details of how this transfer occurs was previously described in conjunction with Fig. 2. Then, module 21 is moved by the moving mechanism 31 to the test position where the IC-modules which it holds are tested. Later, when the testing of the IC-modules is complet, module 21 is moved back to the load position by the moving mechanism 21. Then, the chip handler mechanism 60 cjf\app1\550697.doc

transfers the IC-modul s which pass their t st into th container 50E that is held by the lifter mechanism 50M, and transfers the IC-modules which fail their test into the container 50F that is held by the lifter mechanism 50N.

When the container 50E that is held by the lifter mechanism 50M becomes full, then that full container 50E is sent on the conveyer belt 50A to the stacker/feeder mechanism 50K. Thereafter, another empty container 50G is sent on the conveyer belt 50A from the stacker/feeder mechanism 50I to the lifter mechanism 50M.

Similarly, when the container 50F that is held by the lifter mechanism 50N becomes full, then that full container 50F is sent on the conveyer belt 50A to the stacker/feeder mechanism 50J. Thereafter, another empty container 50G is sent on the conveyer belt 50A from the stacker/feeder mechanism 50I to the lifter mechanism 50N.

Also, when the container 50D which is held by the lifter mechanism 50L becomes empty, then that empty container 50D is sent on the conveyer belt 50A to the stacker/feeder mechanism 50I. Thereafter, another one of the containers 50D is sent on the conveyer belt 50A from the stacker/feeder mechanism 50N to the lifter mechanism 50L.

Next, reference should be made to Fig. 4.

There, a top view is shown of many of the components that were described above in conjunction with Figs. 1, 2, 3A and 3B. All components in Fig. 4 which were previously described in conjunction with Figs. 1, 2, 3A and 3B are identified by the same refer no num ral.

10

In Fig. 4, most of th components 50A-50N of the container replacing mechanism 50 can be seen. All of these components are time-shared by the modules 21-24.

Similarly in Fig. 4, most of the components 60A-60G of the chip handler mechanism 60 can be seen. All of these components are also time-shared by the modules 21-24.

In Fig. 4, the modules 21, 22 and 23 are shown at their test position, whereas the module 24 is shown at its load position. But the position of the modules 21-24 in Fig. 4 is just one illustrative example. Each of the modules 21-24 move from their test position to their load position, and visa-versa, by their respective moving mechanisms 31-34 as was previously described in conjunction with Fig. 1.

10

15

20

25

Only a few of the components in each of the moving mechanisms 31-34 can be seen in Fig. 4. However, each of the moving mechanisms 32-34 have the same structure and operation as the moving mechanism 31 which was already shown and described in detail in conjunction with Fig. 2. So to avoid repetitive and over complicating Fig. 4, only some of the components in the moving mechanisms 31-34 are shown.

For example, the guides 31C-34C in the moving mechanisms 31-34 are shown in Fig. 4. On these guides 31C-34C, the modules 21-24 respectively move from the load position to the test position, and visa-versa. Each of the guides 32C-34C respectively corresponds to guide 31C in the moving mechanism 31 of Fig. 2.

Also, the electric motors 31A-34A in the moving mechanisms 31-34 are shown in Fig. 4. These motors 31A-34A power the movement of the modules 21-24 on the guides cjf\appl\550697.doc

31C-34C. Each of the motors 32A-34A respectively corresponds to motor 31A in the moving mechanism 31 of Fig. 2.

Further in Fig. 4, only two of the components in the temperature control module 44 can be seen. One of those components is the group of heat exchangers 44C for contacting IC-modules that are held by module 24. The other component is arm 44B on which the group of heat exchangers 44C moves up and down.

No components for the temperature control modules 41-43 can be seen in Fig. 4 because they are hidden from view by the modules 21-23 which are in the test position. However, each of the temperature control modules 41-44 for modules 21-24 have the same structure and operation, and the temperature control module 41 for module 21 was previously described in detail in conjunction with Fig. 2.

Next, with reference to Fig. 5, various details regarding the structure and operation of module 21 will be described. In Fig. 5, the internal components of module 21 are identified by reference numerals 21A-21L.

together form Components 21A-21L three different subassemblies which each perform particular functions. The first subassembly, which is a chip holding subassembly, includes components 21A-21F. second subassembly, which is a power supply subassembly includes components 21G-21H. The third subassembly, generator subassembly, is signal components 21I-21J and a portion of component 21G. three subassemblies are h ld together as shown by a set of nuts 21K and bolts 21L.

5

10

15

20

25

In the chip holding subassembly, component 21A is a printed circuit board. This printed circuit board 21A lies in a horizontal plane within module 21. In Fig. 5, a side view of the printed circuit board 21A in the horizontal plane is shown, and the printed circuit board 21A extends perpendicularly into the figure.

Each of the components 21B is a socket that is mounted on the downward facing surface of the printed circuit board 21A. In one particular embodiment, a total of thirty-two sockets 21B are mounted on the printed circuit board 21A. However, the total number sockets 21B on the printed circuit board 21A is a design choice.

10

15

20

30

components 21C-21E together Each of the constitute one IC-module. Component 21C is a substrate within the IC-module; component 21D is an IC-chip that is attached to one surface of the substrate 21C; and component 21E is a set of terminals that extend from an opposite surface of the substrate 21C. The IC-modules inserted into the sockets 21B, and are removed chip-handler mechanism therefrom, by the 60 as was previously described in conjunction with Fig. 2.

Each of the components 21F is a springy electrical contact on the upward facing surface of the printed circuit board 21A. These contacts 21F are electrically connected to the IC-chips 21D by the conductors that run through the printed circuit board 21A, the sockets 21B, and the substrates 21C.

Some illustrative examples of the conductors in the printed circuit board 21A as shown in Fig. 5 by dash d lin s. The symbol "+V" n xt to a dashed line indicates that th corresponding conductor carries lectrical power at a constant voltage +V to the IC-chip cjf\appl\550697.doc

21D. The symbols "TDI, CK" next to a dash d lin indicates that the corresponding conductor carries "TEST DATA IN" signals and "CLOCK" signals to an IC-chip 21D. The symbol "TDO" next to a dashed line indicates that the corresponding conductor carries "TEST DATA OUT" signals from the IC-chip 21D. The symbol "T" next to a dashed line indicates that the corresponding conductor carries a signal from a temperature sensor on one IC-chip 21D which measures the chips' temperature.

In the power supply subassembly, component 21G is a printed circuit board. This printed circuit board 21G is aligned with the printed circuit board 21A in the chip holding subassembly, as shown. The printed circuit board 21G includes electrical conductors which connect to the spring electrical contacts 21F, and some illustrative examples of those conductors are shown in Fig. 5 by dashed lines.

10

15

20

25

30

Each of the components 21H is a DC-DC converter that is mounted on the upward facing surface of the printed circuit board 21G. In the Fig. 5 embodiment, one separate DC-DC converter 21H is provided for each IC-chip 21D. These DC-DC converters 21H receive electrical power at an input voltage $V_{\rm IN}$ from a power cable (not shown), and they produce electrical power at the voltage +V which is sent to the IC-chips 21D.

In the signal generator subassembly, component 21I is a multi-function digital state machine. One function which the state machine 21I performs is generate the CLOCK signals CK. A second function which the state machine 21I performs is generat th TEST DATA IN signals TDI in synchronization with the CLOCK signals CK. A third function which the state machine 21I performs is cjf\app1\550697.doc

receive the TEST DATA OUT signals TDO and compare them to an expected result. If the TEST DATA OUT signals match the expected result, then the IC-chip 21D which sent the TEST DATA OUT signals passes its test. Otherwise, the IC-chip 21D which sent the TEST DATA OUT signals fails its test.

The state machine 21I is coupled to the master controller 70 of Fig. 1 by a communication channel (not shown). The master controller 70 sends control messages over the communication channel to the state machine 21I which direct it to start sending the CLOCK signals CK and the TEST DATA IN signals TDI. Thereafter, the state machine 21I sends return messages over the communication channel to the master controller 70 which identify all of the IC-chips 21D in the sockets 21B that passed their test, and identify all of the IC-chips 21D in the sockets 21B that failed their test.

10

15

20

25

30

Component 21J is an electrical connector. This connector 21J receives a respective temperature signal T from each of the IC-chips 21D that are held by the sockets 21B. All of the temperature signals T are sent from the socket 21J to the temperature control center 40 on a cable (not shown).

Throughout the above description of all of the components 21A-21J in Fig. 5, those components were described as being in module 21. However, all of the modules 21-24 are identical in structure and operation to each other. Thus, what is described above with regard to components 21A-21J in Fig. 5 applies to each of the modules 21-24.

N xt, with referenc to Fig. 6, additional details will b describ d on how th temp rature of the cjf\appl\550697.doc

IC-chips 21D ar r gulated while they ar tested. In Fig. 6, the components which are identified by reference numerals 21A-21D and 21G-21I are the same components that were described above in conjunction with Fig. 5. For example, component 21D is one IC-chip that is being tested.

Also in Fig. 6, the components which are identified by reference numerals 41C-1 and 21C-2 are inside of the group of heat exchangers 41C that is shown in Fig. 2. More specifically, components 41C-1 and 41C-2 comprise one of the heat exchangers in the group. All of the heat exchangers have the same structure, so only one is shown in Fig. 6.

Component 41C-1 is a thin flat electric heater. The top surface of this electric heater 41C-1 contacts and presses against the IC-chip 21D while the IC-chip is held by module 21 in the test position.

Component 41C-2 is a hollow cooling jacket which is attached to the bottom surface of the electric heater 41C-1. A liquid coolant 41C-3 flows through the cooling jacket 41C-2. The liquid coolant travels to and from the cooling jacket 41C-2 through the flexible tubes 41D and 41E that were described above in conjunction with Fig. 2.

25 Further shown in Fig. 6 is a temperature control circuit 40A. This circuit 40A lies within the temperature control center 40 that is seen in Figs. 1 and Only one circuit 40A is shown in Fig. 6, but a separate copy of that circuit is provided in the 30 temperature control c nt r 40 for each IC-chip 21D in each of the modules 21-24.

5

10

15

In operation, the temperature control circuit 40A receives two input signals "SET-POINT" and "TEMP", and in response generates an output current "I_B" for the electric heater 41C-1. The signal SET-POINT indicates a temperature at which the IC-chip 21C is to be maintained. This signal is sent from the master controller 70 in Fig. 1. The signal TEMP indicates the actual temperature of the IC-chip 21C. This signal is sent from a temperature sensor inside the IC-chip 21C through the substrate 21C and socket 21B.

10

20

25

30

(as indicated by the TEMP signal) is more than the SET-POINT temperature, then the temperature control circuit 40A decrease the magnitude of the current $I_{\rm H}$ to the electric heater 41C-1. Conversely, if the actual temperature of the IC-chip 21C is less than the SET-POINT temperature, then the temperature control circuit 40A increases the magnitude of the current $I_{\rm H}$ to the electric heater 41C-1.

reference to Figs. 7A-7B, Next. with particular time sequence of events will be described which illustrates how the IC-chips in all of the modules 21-24 are concurrently loaded, tested, and unloaded. Initially, in time period t1 in Fig. 7A, one group of ICmodules 21C-21E are loaded into the sockets 21B inside of module 21. This loading occurs while module 21 is at the The loading is performed by the chip load position. handler mechanism 60 and the container placing mechanism 50 as was described previously in conjunction with Figs. 2-4.

Ther after, in tim p riod t2, the t sting f the IC-chips 21C in module 21 b gins. To do that, module cjf\appl\550697.doc

21 is first moved horizontally from the load position to the test position. This is done by the moving mechanism 31. When module 21 reaches the load position, the temperature control module 41 moves vertically upward until the electric heaters 41C-1 in module 41 press against the IC-chips 21D in module 21. Then the IC-chips 21D in module 21 are sent electrical power by the DC-DC converters 21H, are sent CK and TDI signals by the digital state machine 21I, and have their temperature regulated by modules 40 and 41.

10

15

20

25

30

The above testing of the IC-chips in module 21 proceeds in a continuous and uninterrupted fashion until it is completed. In the sequence of Figs. 7A-7B, this testing reaches a point P1 at the end of time period t2. Later, at the end of time period t3, this testing reaches a point P2. Thereafter, at the end of time period t4, this testing reaches a point P3. At the end of time period t8, the testing of the IC-chips 21D in module 21 reaches completion.

Meanwhile, back in time period t3 in Fig. 7A, a second group of IC-modules is loaded into the sockets inside of module 22. This loading occurs while module 22 is at the load position. The loading is performed by the chip handler mechanism 60 and the container placing mechanism 50.

Thereafter, in time period t4, the testing of the IC-chips in module 22 begins. To do that, module 22 is first moved horizontally from the load position to the test position. This is done by the moving mechanism 32. When module 22 r aches the load position, th temperature control module 42 moves v rtically upward until the electric heaters in module 42 press against the IC-chips cjf\app1\550697.doc

in module 22. Those IC-chips are then sent lectrical power by the DC-DC converters in module 22, are sent CK and TDI signals by the digital state machine in module 22, and have their temperature regulated by modules 40 and 42.

The above testing of the IC-chips in module 22 proceeds in a continuous and uninterrupted fashion until it is completed. In the sequence of Figs. 7A-7B, this testing reaches a point P1 at the end of time period t4. Later, at the end of time period t5, this testing reaches a point P2. At the end of time period t10, the testing of the IC-chips in module 22 reaches completion.

10

15

20

25

30

Similarly, back in time period t5 in Fig. 7A, a third group of IC-modules is loaded into the sockets inside of module 23. This loading occurs while module 23 is at the load position. The loading is performed by the chip handler mechanism 60 and the container placing mechanism 50.

Thereafter, in time period t6, the testing of the IC-chips in module 23 begins. To do that, module 23 is first moved horizontally from the load position to the test position. This is done by the moving mechanism 33. When module 23 reaches the load position, the temperature control module 43 moves vertically upward until the electric heaters in module 43 press against the IC-chips in module 23. Those IC-chips are then sent electrical power by the DC-DC converters in module 23, are sent CK and TDI signals by the digital state machine in module 23, and have their temperature regulated by modules 40 and 43.

Th above t sting of the IC-chips in module 23 proceeds in a continuous and uninterrupted fashion until cjf\appl\550697.doc

it is completed. In the sequence of Figs. 7A-7B, this testing reaches a point P1 at the end of time period t6. Later, at the end of time period t7, this testing reaches a point P2. At the end of time period t12, the testing of the IC-chips in module 23 reaches completion.

In like fashion, back in time period t7 in Fig. 7A, a fourth group of IC-modules is loaded into the sockets inside of module 24. This loading occurs while module 24 is at the load position. The loading is performed by the chip handler mechanism 60 and the container placing mechanism 50.

10

15

20

25

30

Thereafter, in time period t8, the testing of the IC-chips in module 24 begins. To do that, module 24 is first moved horizontally from the load position to the test position. This is done by the moving mechanism 34. When module 24 reaches the load position, the temperature control module 44 moves vertically upward until the electric heaters in module 44 press against the IC-chips in module 24. Those IC-chips are then sent electrical power by the DC-DC converters in module 24, are sent CK and TDI signals by the digital state machine in module 24, and have their temperature regulated by modules 40 and 44.

The above testing of the IC-chips in module 24 proceeds in a continuous and uninterrupted fashion until it is completed. In the sequence of Figs. 7A-7B, this testing reaches a point P1 at the end of time period t8. Later, at the end of time period t9, this testing reaches a point P2. At the end of time period t14, the testing of the IC-chips in modul 24 reach s completion.

When the t sting of a group of IC-chips is any one of the modules 21-24 reaches completion, then that cjf\appl\550697.doc

group of IC-chips is unload d and a new group of IC-chips is loaded. Each occurrence of this event is indicated by the term "UNLOAD LOAD" in Figs. 7A-7B.

To perform the above UNLOAD LOAD operation on any particular one of modules 21-24, that module is first moved by its respective moving mechanism 31-34 from the test position to the load position. Then the actual unloading one group of IC-chips, and loading of a new group of IC-chips, is performed by the chip handler mechanism 60 and container placing mechanism 50.

10

15

20

25

30

After the new group of IC-chips is loaded into any one of the modules 21-24, then the testing of those IC-chips begins. In the sequence of Figs. 7A-7B, the testing of a new group of IC-chips begins in the modules 21, 22, 23, and 24, during time periods t10, t12, t14, and t16 respectively.

In Figs. 7A-7B, the time periods that are shown end at t16. However, the sequence of events which are illustrated during the time periods t9-t16 can be repeated as many times as desired.

For example, during the first repetition, the time periods would be t17-t24. The events which occur in time period t17 are same as the events which are in time period t9; the events which occur in time period t18 are same as the events which occur in time period t10; etc.

When the events which are shown in the time periods t9-t16 are repeated multiple times, the IC-chips in all of the modules 21-24 are sent the same TEST DATA IN signals TDI. However, those TDI signals are shifted in time from one modul to another.

For exampl , when IC-chips are being unloaded from module 21, the TDI signals to the IC-chips in module cjf\appl\550697.doc

22 ar advanc d in time over the TDI signals to the IC-chips in module 23, and the TDI signals to the IC-chips in module 23 are advanced in time over the TDI signals to the IC-chips in module 24. Later, when IC-chips is being unloaded from module 22, the TDI signals to the IC-chips in module 23 are advanced in time over the TDI signals to the IC-chips in module 24, and the TDI signals to the IC-chips in module 24 are advanced in time over the TDI signals to the IC-chips in module 24 are advanced in time over the TDI signals to the IC-chips in module 21.

With the IC-chip testing system of Figs. 1-7B, one major benefit which is obtained is a high degree of system utilization. This benefit is seen from inspection of Figs. 7A-7B which shows that in any one particular time interval t17-t24, and the corresponding repeated time intervals, IC-chips are being tested in at least three of the four modules 21-24, concurrently.

Also, with the IC-chip testing system of Figs. 1-7B, the above high degree of system utilization is obtained without needing duplicate sets of the modules 21-24. This is in comparison to the prior art '391 chip testing system which was discussed in the BACKGROUND, wherein duplicate chip holding subassemblies are needed to reduce unused system time while one group of IC-chips is unloaded from the system and another group is loaded.

Further with the IC-chip testing system of Figs. 1-7B, all loading of the IC-chips into the modules 21-24, and all unloading of the IC-chips from those modules, is performed automatically by the chip handler mechanism 60 and the container placing mechanism 50. This compl tely avoids the manual loading and manual unloading of the IC-chips that occurs in the prior art

20

25

'391 system. Such manual op rations are labor intensive and prone to error.

An electromechanical system for testing IC-chips, which is one preferred embodiment of the present invention, has now been described in detail. Now, several modifications to that embodiment will be described.

The first modification is illustrated in Fig. 8. That figure is similar to Figs. 7A and 7B in that they each show a time sequence of events in which the IC-chips in all of the modules 21-24 are concurrently loaded, tested and unloaded.

Inspection of Fig. 8 shows that the testing of the IC-chips and the unloading/loading of the IC-chips in the modules 21-24 occurs in a random sequence. This is in comparison to Fig. 7B where the testing of the IC-chips and the unloading/loading of the IC-chips in the modules 21-24 occurs in a repetitive sequence.

In Fig. 8, the illustrated sequence of events 20 is shown for only a few time intervals t21-t26. However, the events that are shown in Fig. 8 continue as long as desired in a random order.

With the random sequence of Fig. 8, a high degree system utilization is still obtained. This benefit is seen by simply calculating the average number of modules 21-24 which are testing IC-chips during all of the time internals t21-t26. That average number is 17÷6 or 2.83 modules per time interval ,out of a total of four modules 21-24.

N xt, a second modification will be d scrib d with refer nce to Fig. 9. There, a system for testing

10

15

IC-chips is shown which is a gr atly simplifi d version of the Fig. 1 system. Mor sp cifically, in th Fig. 9 system, all of the modules 22-24, 32-34, and 42-44 from the system of Fig. 1 have been eliminated, and only one group of IC-chips is tested at a time by the modules 21, 31 and 41.

system includes a modified temperature control center 40', and a modified master controller 70'. The modified temperature control center 40' is the same as the temperature control center 40' in Fig. 1 except that it is simplified to only operate with module 41, rather than modules 41-44. Similarly, the modified master controller 70' is the same as the master controller 70 in Fig. 1 except that it is simplified to only operate with module 41, rather than modules 41-44.

Further to accommodate the above change, the container placing mechanism 50 from the Fig. 1 system is eliminated and replaced with components 51 and 52. Each of the components 51 is a container for holding several of the IC-modules 21C-21E from Fig. 5. The central container 51 holds IC-modules that need to be tested; the left most container 51 holds IC-modules that passed their test; and the right most container 51 holds IC-modules that failed their test.

All three containers 51 are held stationary by a base 52. An operator manually replaces the central container 51 when it is emptied by the chip handler mechanism 60, and manually replaces the other containers 51 when they are filled by the chip handler mechanism 60.

10

15

20

25

With th system of Fig. 9, tests are performed on multiple groups of IC-chips, one group at a time, without ever handling the IC-chips manually. feature is achieved by automatically moving module 21 back and forth between the load position and the test position inside of the system. At the load position, the chip handler mechanism 60 automatically unloads one group of IC-modules from the sockets 21B in module automatically loads another group of the IC-modules into those sockets. At the test position, electrical power is sent to the IC-chips 12D by the DC-DC converters 21H; test signals are sent to the IC-chips 12D by the state machines 21I; and the temperature control module engages the IC-chips to thereby control their temperature by thermal conduction. Due to the above operation, the testing of the IC-chips is not labor intensive and not prone to operator error.

10

15

20

Next, a third modification will be described with reference to Fig. 10. There, a system for testing IC-chips is shown which is the same as the above described system of Fig. 9 except that in the Fig. 10 system, the container replacing mechanism 50 from the system of Fig. 1 is retained.

The container replacing mechanism 50 in the 25 Fig. 10 system includes all of the components 50A-50N which are shown in Figs. 3A-3B and which were previously described in conjunction with those figures. With that container replacing mechanism 50, the IC-chips which need to be tested are automatically presented to the chip 30 handler mechanism 60 by th stack r/fe der 50H, the conveyor belt 50A, and lifter 50L. Also, the IC-chips which have been tested ar automatically tak n from the cjf\appl\550697.doc

chip handler mechanism 60 by the lift rs 50M-50N, the conveyor belt 50A, and the stacker/feeders 50J-50K.

Next, a fourth modification will be described with reference to Figs. 11-13. In Figs. 11 and 12, a system for testing IC-chips is shown which includes all of the modules that are in the system of Fig. 1, except for the container replacing mechanism 50 and the chip handler mechanism 60.

To accommodate the above change, each of the modules 21-24 is manually removable from the system of Figs. 11 and 12 while those modules are at the load position. After any one of the modules 21-24 is taken out of the system, the group of the IC-chips which are held by the sockets in the module is manually replaced with a new group of IC-chips. Then, that new group of IC-chips is tested by manually returning the module 21-24 back into the system.

A mechanism which enables module 21 to be manually taken out of the system, and manually returned to the system, is shown in Fig. 13. That same mechanism is replicated on each of the modules 22-24 so that they can also be manually taken out, and returned to, the system of Figs. 11-12.

Component 31C in Fig. 13 is the guide which was previously shown in Fig. 2 and which is shown again in Fig. 12. The guide 31C is viewed from one side in Figs. 2 and 12, and is viewed from the one end in Fig. 13.

Component 31B in Fig. 13 is the worm gear which was previously shown in Fig. 2 and which is shown again in Fig. 12. The worm g ar 31B is viewed from one sid in Figs. 2 and 12, and is vi w d from one nd in Fig. 13.

20

25

Components 31F-31K couple module 21 to the guide 31C and the worm gear 31B in a manually removable fashion. Each of the components 31F is a support that extends vertically upward from module 21; each of the components 31G is an axle that extends horizontally from one of the supports 31F; and each of the components 31H is a wheel that rotates on one of the axles 31G. Two of the supports 31F, together with their axle 31G and wheel 31H, are provided on each side of the module 21.

Component 31I is a bracket which has the shape of an up-side-down "U". The two ends of the bracket 31I are attached to module 21 with a pair of pins 31J. The center of bracket 31I has a downward projection 31K which fits between the threads of the worm gear 31B.

10

15 To remove module 21 from the system of Figs.
11-12, that module is first moved automatically to the load position. Then, an operator manually removes the pins 31J from the bracket 31J. Next the operator manually lifts the bracket 31J off of the worm gear 31B.
20 Then the operator slides module 21 on the wheels 31H off of the end of the guide 31C. To reinstall module 21 back into the system of Figs. 11-12, the above steps are simply performed in reverse order.

With the system of Figs. 11-12, a high degree 25 of system utilization is obtained. This is because with the system of Figs. 11-12, the time sequence of events which is shown in Figs. 7A, and 7B (which was previously described) still occurs. However with the system of Figs. 11-12, each "unload/load" operation that 30 is shown in Figs. 7A, 7B and 8 is p rformed manually.

Next, a fifth modification will be described with referenc to Fig. 14. There, a system for testing cjf\appl\550697.doc

IC-chips is shown which is the same as the above described system of Figs. 11-12 except that in the Fig. 14 system, all of the temperature control modules 41-44 and the temperature control center 41 have been deleted.

of Fig. The system 14 is used particular types of IC-chips which have such a low power dissipation that they do not need to be physically contacted by any heat exchanger during the Instead, if the power dissipation of an IC-chip sufficiently low, that IC-chip can be tested while it is simply exposed to the surrounding air.

With the system of Fig. 14, a high degree of system utilization is again obtained. This is because with the system of Fig. 14, the time sequence of events which is shown in Figs. 7A, 7B and 8 still occurs. In addition, with the system of Fig. 14, the cost of the temperature control modules 41-44 and the temperature control center 40 is eliminated.

Next, a sixth modification will be described 20 with reference to Fig. 15. There, a modified structure for module 21 is shown. The structure for module 21 in Fig. 15 is the same as structure for module 21 which is shown in Fig. 5 (which was previously described) except that in Fig. 15, the state machine 21I and the conductors which carry the TDI, CK and TDO signals are eliminated.

The modified module 21 which is shown in Fig. 15 can be incorporated into the system of Fig. 9 and into the system of Fig. 10. Further, each of the modules 21-24 can have the same modified structure that is shown in Fig. 15, and thos modified modul s can b incorporated in the system of Fig. 1, the system of Fig. 11, and the system of Fig. 14.

cjf\app1\550697.doc

5

10

15

With the modified module of Fig. 15, "burn-in" tests on the IC-chips 21D can be performed. During these tests, electrical power is applied to the IC-chips 21D by the DC-DC converters 21H. At the same time, the IC-chips 21D can be maintained at a high temperature by the modules 41-44 to thereby accelerate the occurrence of failures inside of the IC-chips.

Next, a seventh modification will be described with reference to Fig. 16. There, a modified structure for module 60 is shown. The structure for module 60 in Fig. 16 is the same as the structure for module 60 which is shown in Fig. 2 (which has previously described) except that in Fig. 16, components 60H and 60I are added, and components 60C' and 60F' are modified versions of components 60C and 60F.

Component 60H in Fig. 16 is a moveable carrier for the vacuum chuck 60F'. That carrier 60H travels in a guide 60I on the pivot member 60C' under the control of the master controller 70 of Fig. 2.

15

30

In Fig. 16, the changes that are made enable the chip handler mechanism to put IC-modules into, and take IC-modules out of, a particular type of socket that is a "zero insertion force" socket (ZIF socket) 21B'. The ZIF socket 21B' includes an actuator 21B-1 which needs to be pressed in order to allow the terminals 21E on the substrate 21C to be inserted into the ZIF socket 21B' without any opposing force.

In Fig. 16, the pivot member 60C' is "L" shaped. To insert the IC-module 21C-21E into the ZIF sock t 21B', the bottom portion of the "L" presses against the actuator 21B-1, as shown. After that occurs, the carri r 60H moves upward in the guid 60I until the cjf\appl\550697.doc

terminals 21E ar in the ZIF sock t 21B'. Then the actuator 21B-1 is released by moving the arm 60E slightly downward into the base 60A of Fig. 2 while concurrently moving the carrier 60H upward by the same distance. This keeps the terminals 21E in the ZIF socket 21B' while the actuator 21B-1 is being released.

To remove the IC-module 21C-21E from the ZIF the following sequence of operations socket 21B' First, the arm 60E is moved upward until the performed. bottom portion of the "L" shaped pivot member 60C' just barely touches the socket actuator 21B-1. Then the carrier 60H is moved upward in the guide 60I until the vacuum chuck 60F' just barely touches the IC-chip 21D. At that point, a vacuum is applied to the IC-chip 21D by the vacuum chuck 60F'. Then, the arm 60E is moved slightly upward while concurrently the carrier 60H downward by the same distance. The upward movement of the arm 60E causes the bottom of the "L" shaped pivot member to press against the actuator 21B-1 and thereby release the IC-module 21C-21E from the ZIF socket 21B'.

10

15

20

25

30

One preferred IC-chip testing system as well as seven major modifications to that system, have now been described in detail with reference to Figs. 1-15. In addition however, various minor modifications can be made to those systems.

For example, in the systems of Figs. 1, 11 and 14, a total of four of the modules 21-24 which hold the But, as a modification, total number IC-chips are shown. of modules 21-24 in the systems of Figs. 1, 11 and 14 can e incr ased or decreased as desir d. Preferably that total number is in th range of two to twenty. Also, for 21-24 which is each module added (or deleted) cjf\appl\550697.doc

corresponding module 31-34 and a corresponding module 41-44 is added (or deleted).

As another example, in the system of Figs. 1, 9, 10 and 11, the temperature control modules 41-44 were described as including a heat exchanger which regulated of the IC-chips 21D by temperature a modification, conduction. But as the temperature control module 41-44 can be of a type which regulates the by temperature of the IC-chip 21D cooling. spray Particular spray cooling mechanisms are described in U.S. patent application 10/647,091, which is assigned to the assignee of the present invention, and which is herein incorporated by reference.

5

10

15

20

25

30

which is shown in Fig. 5 can be structured to generate the test signals TDI as any desired bit stream. U.S. patent 6,415,409 (which is assigned to the assignee of the present invention) discloses a circuit for generating the TDI signals selectively with either stored bit streams or internally generated bit streams. Those bit streams can be so long that they provide a complete functional test of the IC-chips. Alternatively, the bit streams can be so short and simple that they merely put the IC-chips into one predetermined state while the IC-chips receive electrical power for a "burn-in" test.

Further, as another example, the container placing mechanism 50 of Figs. 3A-3B can be expanded to include multiple pairs of the mechanisms 50N and 50J. In Figs. 3A-3B, a single pair of the mechanisms 50N and 50J is provided; and that pair holds all of th IC-modules (in th containers 50F) that failed their test. But if multiple pairs of the m chanisms 50N and 50J ar cjf\appl\550697.doc

provid d, then each particular pair will hold IC-modul s (in the containers 50F) that had a particular type of failure in their test.

Accordingly, in view of all of the above described IC-chip testing systems, it is to be understood the present invention is not limited to the details of any one particular system, but is defined by the appended claims.